UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/892,310	06/26/2001	Zheng Qi	2875.0450001	2328
26111 STERNE KES	7590 12/03/2007 SSLER, GOLDSTEIN & F	EXAMINER		
1100 NEW YO	ORK AVENUE, N.W.	SHIFERAW, ELENI A		
WASHINGTO	on, DC 20005		ART UNIT	PAPER NUMBER
			2136	
		•		
			MAIL DATE	DELIVERY MODE
			12/03/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

•						
	Application No.	Applicant(s)				
	09/892,310	QI ET AL.				
Office Action Summary	Examiner	Art Unit				
	Eleni A. Shiferaw	2136				
The MAILING DATE of this communication ap Period for Reply	pears on the cover sheet with the	correspondence address				
A SHORTENED STATUTORY PERIOD FOR REPL WHICHEVER IS LONGER, FROM THE MAILING Description of time may be available under the provisions of 37 CFR 1. after SIX (6) MONTHS from the mailing date of this communication. If NO period for reply is specified above, the maximum statutory period Failure to reply within the set or extended period for reply will, by statut Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	DATE OF THIS COMMUNICATION 136(a). In no event, however, may a reply be will apply and will expire SIX (6) MONTHS from the cause the application to become ABANDOI	ON. timely filed om the mailing date of this communication. NED (35 U.S.C. § 133).				
Status						
1) Responsive to communication(s) filed on 20 S	September 2007.					
,						
,— ··	—					
closed in accordance with the practice under	Ex parte Quayle, 1935 C.D. 11,	453 O.G. 213.				
Disposition of Claims						
4) Claim(s) <u>5-8,11-14,17-21,48,49,51-54 and 68</u>	4)⊠ Claim(s) <u>5-8,11-14,17-21,48,49,51-54 and 68-79</u> is/are pending in the application.					
4a) Of the above claim(s) is/are withdra	4a) Of the above claim(s) is/are withdrawn from consideration.					
5) Claim(s) is/are allowed.						
6) Claim(s) <u>5-8,11-14,17-21,48,49,51-54 and 68</u>	3-79 is/are rejected.					
7) Claim(s) is/are objected to.						
8) Claim(s) are subject to restriction and/	or election requirement.					
Application Papers						
9) The specification is objected to by the Examin	er.					
10) The drawing(s) filed on is/are: a) □ accepted or b) □ objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).						
11) ☐ The oath or declaration is objected to by the E	examiner. Note the attached Office	ce Action or form PTO-152.				
Priority under 35 U.S.C. § 119						
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of:						
1. Certified copies of the priority documents have been received.						
2. Certified copies of the priority documents have been received in Application No						
3. Copies of the certified copies of the priority documents have been received in this National Stage						
application from the International Bureau (PCT Rule 17.2(a)).						
* See the attached detailed Office action for a list of the certified copies not received.						
Attachment(s)						
1) Notice of References Cited (PTO-892) 4) Interview Summary (PTO-413)						
2) Notice of Draftsperson's Patent Drawing Review (PTO-948) Paper No(s)/Mail Date.						
Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date	6) Other:	a.a., ippiloanon				

09/892,310 Art Unit: 2136

DETAILED ACTION

Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 09/20/2007 has been entered.

Response to Amendments and Arguments

2. Applicant's arguments with respect to all independent claims 68, 73, and 78 have been considered but are moot in view of the new ground(s) of rejection.

Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claim 5-8, 11-12, 17-21, 48-49, 51-52 and 68-79 rejected under 35 U.S.C. 103(a) as being unpatentable over Kawamura et al. USPN 6,940,975 B1 in view of Chueng et al. (Implementation of pipelined data encryption standard), September 24-27, 2000.

09/892,310 Art Unit: 2136

Regarding claim 68, Kawamura et al. discloses a cryptography engine (Fig. 13; *DES engine*) for performing cryptographic operations on a data block having a first portion and a second portion (*left, and right 32-bit data blocks*), the cryptography engine comprising:

a key scheduler (fig. 16-18; key schedulers) configured to provide a plurality of keys for cryptographic operations (fig. 13; k1, k2, k3...k16);

means for combining (fig. 13 *element 85*) via a first logical operation one of the plurality of keys (*k1*) provided by the key scheduler with a first bit sequence (*right 32-bit input data*) to generate a second bit sequence (col. 11 lines 50-55), wherein the first bit sequence is an expansion of the first portion of the data block (col. 11 lines 43-53);

substitution logic (fig. 13 element 84) for receiving the second bit sequence (combined key and data XOR output) and for generating a third bit sequence (col. 11 lines 53-55; substitution output);

a first inverse permutation logic (fig. 13 element 81b) for performing, during an initial cryptographic round, an inverse permutation of the first portion of the data block (*left 32-bits data*) and for generating a first inverse permuted bit sequence, wherein the first inverse permuted bit sequence is a first input bit sequence for a subsequent cryptographic round (col. 11 lines 46-49);

a second inverse permutation logic (fig. 13 element 81a) for performing, during an initial cryptographic round, an inverse permutation of the second portion of the data block (*right 32-bits data*) and for generating a second inverse permuted bit sequence (col. 11 lines 45-46);

means for combining (fig. 13 element 86) via a second logic operation the third bit sequence (col. 11 lines 55-57; *S-box output*) with the second inverse permuted bit sequence (col.

09/892,310 Art Unit: 2136

11 lines 57-59; *left 32-bits output of 81b*) to generate a fourth bit sequence (col. 11 lines 58-60; right 32-bits on an input to the next round); and

a permutation logic (fig. 13; element 83 of the second round) for permuting the fourth bit sequence (right 32-bits on an input to the next round) and generating a permuted bit sequence, wherein the permuted bit sequence is a second input bit sequence for the subsequent cryptographic round (col. 11 lines 57-64).

Kawamura et al. fails to explicitly disclose wherein the key scheduler includes a multistage pipeline and is further configured to generate a round key each clock cycle after a series of initialization clock cycles.

However Chueng et al. discloses a pipelined data encryption standard (DES) architecture to burst the throughput of the DES (see abstract, section 4, 5.1-5.2 and 6).

Therefore it would have been obvious to one having ordinary skill in the art at the time of the invention was made to employ the teachings of Chueng et al. within the system of Kawamura et al. because they are analogous in data encryption standard. One would have been motivated to incorporate the teachings of pipelined key scheduling is because it would increase the throughput of DES (see section 6).

Regarding claim 73, Kawamura et al. discloses an integrated circuit layout associated with a cryptography engine for performing cryptographic operations on a data block (Fig. 13; *DES*

09/892,310 Art Unit: 2136

engine) having a first portion and a second portion (left and right 32-bits data), the integrated circuit layout comprising:

a key scheduler (fig. 16-18; key schedulers) configured to provide a plurality of keys for cryptographic operations (fig. 13; k1, k2, k3...k16);

means for combining (fig. 13 *element 85*) via a first logical operation one of the plurality of keys (*k1*) provided by the key scheduler with a first bit sequence (*right 32-bit input data*) to generate a second bit sequence (col. 11 lines 50-55), wherein the first bit sequence is an expansion of the first portion of the data block (col. 11 lines 43-53);

substitution logic (fig. 13 element 84) for receiving the second bit sequence (combined key and data XOR output) and for generating a third bit sequence (col. 11 lines 53-55; substitution output);

a first inverse permutation logic (fig. 13 element 81b) for performing, during an initial cryptographic round, an inverse permutation of the first portion of the data block (*left 32-bits data*) and for generating a first inverse permuted bit sequence, wherein the first inverse permuted bit sequence is a first input bit sequence for a subsequent cryptographic round (col. 11 lines 46-49);

a second inverse permutation logic (fig. 13 element 81a) for performing, during an initial cryptographic round, an inverse permutation of the second portion of the data block (*right 32-bits data*) and for generating a second inverse permuted bit sequence (col. 11 lines 45-46);

means for combining (fig. 13 element 86) via a second logic operation the third bit sequence (col. 11 lines 55-57; *S-box output*) with the second inverse permuted bit sequence (col.

09/892,310 Art Unit: 2136

11 lines 57-59; *left 32-bits output of 81b*) to generate a fourth bit sequence (col. 11 lines 58-60; *right 32-bits on an input to the next round*); and

a permutation logic (fig. 13; element 83 of the second round) for permuting the fourth bit sequence (right 32-bits on an input to the next round) and generating a permuted bit sequence, wherein the permuted bit sequence is a second input bit sequence for the subsequent cryptographic round (col. 11 lines 57-64).

Kawamura et al. fails to explicitly disclose wherein the key scheduler includes a multistage pipeline and is further configured to generate a round key each clock cycle after a series of initialization clock cycles.

However Chueng et al. discloses a pipelined data encryption standard (DES) architecture to burst the throughput of the DES (see abstract, section 4, 5.1-5.2 and 6).

Therefore it would have been obvious to one having ordinary skill in the art at the time of the invention was made to employ the teachings of Chueng et al. within the system of Kawamura et al. because they are analogous in data encryption standard. One would have been motivated to incorporate the teachings of pipelined key scheduling is because it would increase the throughput of DES (see section 6).

Regarding claim 78, Kawamura et al. discloses a cryptography engine (Fig. 13; *DES engine*) for performing cryptographic operations on a data block having a first portion and a second portion (*left and right 32-bits data*), the cryptography engine comprising:

09/892,310 Art Unit: 2136

a key scheduler (fig. 16-18; *key schedulers*) configured to provide a plurality of keys for cryptographic operations (fig. 13; *k1*, *k2*, *k3*...*k16*);

an expansion logic for expanding the first portion of the data block and for generating a first bit sequence having a first bit size (col. 11 lines 43-53);

a first XOR logic (fig. 13 *element 85*) for performing a first XOR operation of a first key (k1) provided by the key scheduler and the first bit sequence (right 32-bit input data) and for generating a second bit sequence (col. 11 lines 50-55);

an Sbox logic (fig. 13 element 84) for taking the second bit sequence (combined key and data XOR output) and for generating a third bit sequence (col. 11 lines 53-55; substitution output) having a second bit size smaller than the first bit size (col. 4 lines 52-65);

a first inverse permutation logic (fig. 13 element 81b) for performing, during an initial cryptographic round, an inverse permutation of the first portion of the data block (*left 32-bits data*) and for generating a first inverse permuted bit sequence, wherein the first inverse permuted bit sequence is a first input bit sequence for a subsequent cryptographic round (col. 11 lines 46-49);

a second inverse permutation logic (fig. 13 element 81a) for performing, during an initial cryptographic round, an inverse permutation of the second portion of the data block (*right 32-bits data*) and for generating a second inverse permuted bit sequence (col. 11 lines 45-46);

a second XOR logic (fig. 13 element 86) performing a second XOR operation of the third bit sequence (col. 11 lines 55-57; S-box output) and the second inverse permuted bit sequence (col. 11 lines 57-59; left 32-bits output of 81b) to generate a fourth bit sequence (col. 11 lines 58-60; right 32-bits on an input to the next round); and

09/892,310

Art Unit: 2136

a permutation logic (fig. 13; element 83 of the second round) for permuting the fourth bit sequence and generating a permutated bit sequence (right 32-bits on an input to the next round), wherein the permuted bit sequence is a second input bit sequence for the subsequent cryptographic round (col. 11 lines 57-64).

Kawamura et al. fails to explicitly disclose wherein the key scheduler includes a multistage pipeline and is further configured to generate a round key each clock cycle after a series of initialization clock cycles.

However Chueng et al. discloses a pipelined data encryption standard (DES) architecture to burst the throughput of the DES (see abstract, section 4, 5.1-5.2 and 6).

Therefore it would have been obvious to one having ordinary skill in the art at the time of the invention was made to employ the teachings of Chueng et al. within the system of Kawamura et al. because they are analogous in data encryption standard. One would have been motivated to incorporate the teachings of pipelined key scheduling is because it would increase the throughput of DES (see section 6).

Regarding claim 5, Kawamura et al. discloses the cryptography engine wherein the third bit sequence is less than 32 bits (col. 4 lines 53-65).

Regarding claim 6, Kawamura et al. discloses the cryptography engine wherein third bit sequence is four bits (col. 4 lines 60).

09/892,310 Art Unit: 2136

Regarding claim 7 Kawamura et al. discloses the cryptography engine wherein the first bit sequence is less than 48 bits (col. 11 lines 45).

Regarding claim 8, Kawamura et al. discloses the cryptography engine wherein the first bit sequence is less than six bits (col. 4 lines 60).

Regarding claim 11, Kawamura et al. discloses the cryptography engine wherein the fourth bit sequence is less than 32 bits (col. 4 lines 53-65).

Regarding claim 12, Kawamura et al. discloses the cryptography engine wherein the fourth bit sequence is four bits (col. 4 lines 60).

Regarding claims 51, and 17-20, Kawamura et al. discloses the integrated circuit layout/ cryptography engine wherein the key scheduler comprises a determination stage, a shift stage, a propagation stage and a consumption stage (fig. 16-18).

Regarding claims 21 and 52 Kawamura et al. discloses the cryptography engine wherein a first shift amount for a first key is identified in the determination stage using a first round counter value (col. 13 lines 10-col. 14 lines 60).

Regarding claim 48, Kawamura et al. discloses the integrated circuit wherein the first bit sequence is four bits (col. 9 lines 36-41).

Regarding claim 49 Kawamura et al. discloses the integrated circuit wherein the expanded first bit sequence is less than six bits (col. 4 lines 53-65).

09/892,310 Art Unit: 2136

Regarding claims 69 and 74 Kawamura et al. discloses the cryptography engine/integrated circuit layout wherein the first and second logical operations are binary XOR operation (fig. 13 elements 85, 86).

Regarding claims 70 and 75 Kawamura et al. discloses the cryptography engine/integrated circuit layout wherein the first bit sequence is a bit sequence expanded by an expansion logic (col. 11 lines 43-58).

Regarding claim 71 Kawamura et al. discloses the cryptography engine wherein the third bit sequence is less than the first bit sequence (col. 4 lines 52-65).

Regarding claims 72, 77 and 79 Kawamura et al. discloses the cryptography engine/integrated circuit layout wherein the data block contains bits 0-M, first portion contains bits 0-N, and the second portion contains bits N+1 to M (col. 11 liens 40-50).

Regarding claim 76 Kawamura et al. discloses the integrated circuit layout wherein the second bit sequence is less than the first bit sequence (col. 4 lines 52-65).

5. Claims 13-14, and 53-54, are rejected under 35 U.S.C. 103(a) as being unpatentable over Kawamura et al. and Chueng et al. (Implementation of pipelined data encryption standard), September 24-27, 2000 and further in view of Steinman et al. (Steinman, U.S. Patent No. 6,591,349 B1).

Regarding claims 13 and 53, Kawamura and chueng et al. discloses all the subject matter as described above. Kawamura and chueng et al. fails to disclose two-level multiplexer. However

09/892,310 Art Unit: 2136

Steinman teaches the cryptography engine/integrated circuit layout, further comprising a multiplexer circuitry including a two-level multiplexer (Steinman Col. 4 lines 1-13).

Therefore it would have been obvious to one having ordinary skill in the art at the time of the invention was made to employ the teachings of Steinman with in the combination system because it would allow to increase the performance of computer memory system by reducing lost clock cycles (Steinman Abstract). Therefore it would have been obvious to one having ordinary skill in the art at the time of the invention was made to have two 2-to-1 multiplexers on a first level coupled to two 2-to-1 multiplexers on a second level because it would allow to increase the performance of DES or triple DES engine as the performance of the computer improved in using 2-to-1 multiplexers. Speeding up the clock cycle improves the performance of DES.

As per claims 14, and 54, the combination teach the cryptography engine/integrated circuit layout wherein the two-level multiplexer is configured to select either initial data, swapped data, or non-swapped data to provide to an output stage of the multiplexer (Steinman Col. 4 lines 1-13). The rational for combining are the same as claim 13 above.

Conclusion

6. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Eleni A. Shiferaw whose telephone number is 571-272-3867. The examiner can normally be reached on Mon-Fri 8:00am-5:00pm.

09/892,310

Art Unit: 2136

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nasser R. Moazzami can be reached on (571) 272-4195. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

E.S.

November 29, 2007

NASSER MOAZZAMI SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2100

11130107